

1. A method of forming an embedded ROM product through a selective use of an embedded flash/EEPROM process comprising the steps of:
- performing programming simulation for a ROM product using said embedded flash/EEPROM;
- generating data to form ROM code for said ROM product;
- providing an embedded ROM product substrate having a cell region and a periphery region;
- forming a ROM mask;
- performing ROM code implant;
- forming active devices in said substrate;
- forming insulator and metal layer over said devices; and
- forming insulator and contact layer over said metal layer.

2. The method of claim 1, wherein said programming simulation is accomplished by using an embedded flash/EEPROM product.

3. The method of claim 1, wherein said ROM mask is for threshold voltage implanting said ROM product.

3

4. A method of forming a ROM product through a selective use of an embedded flash/EEPROM process comprising the steps of:

providing an embedded flash/EEPROM prototype substrate having different well regions;

defining a cell region and a periphery region further comprising a low-voltage LV-region, and a high-voltage HV-region in said substrate;

forming a gate oxide layer on said substrate including over said cell region and said periphery region;

depositing a first polysilicon layer over said gate oxide layer on said substrate;

forming a nitride layer over said first polysilicon layer;

18

patterning said nitride layer to form openings to expose portions of said polysilicon layer;

21

oxidizing said portions of said first polysilicon layer to form poly-oxide as caps over said polysilicon layer;

24

removing said nitride layer to expose other portions of said first polysilicon layer not protected by said caps;

27

removing said other portions of said first polysilicon layer by using said poly-oxide as a hard-mask to form floating gate underlying said cap;

30

forming a first thick interpoly oxide over said substrate, including over said cell region and over said periphery region;

33

removing said first thick interpoly oxide (IPO) over said periphery LV-region using one photo-mask;

36

forming a second interpoly low-voltage LV-oxide over said cell region and over said periphery region;

39

42 forming a second polysilicon layer over said LV-oxide and
said thick interpoly oxide over said substrate, including
said cell region and said periphery region;

45
patterning said second polysilicon layer to form a control
gate over said cell region and a poly gate over said
48 periphery region;

performing a lightly doped drain (LDD) implant over said
51 substrate;

forming oxide/SiN spacers along every exposed polysilicon
54 edge, including sides of said floating gate, control gate
and gate poly;

57 performing source/drain implant;

forming an interlevel dielectric layer (ILD) over said
60 substrate;

planarizing said ILD layer using either etch-back or CMP
63 methods;

forming a contact hole in said ILD layer;

66

forming metal in said contact hole and continuing to finish said embedded flash/EEPROM memory prototype;

69

performing programming simulation for a ROM product using said embedded flash/EEPROM prototype;

72

generating data to form ROM code for said ROM product;

75

providing a ROM product substrate having a cell region and a periphery region;

78

forming a ROM gate oxide, comprising LV-gate oxide, over said ROM product substrate, including said cell region and said periphery region;

81

forming a gate polysilicon layer over said ROM gate oxide layer;

84

patterning said gate polysilicon layer to form a polysilicon gate;

87

10082021.022102

performing an LDD implant over said ROM substrate;

90 forming oxide/SiN spacers along sides of said polysilicon gate;

93 performing source/drain implant over said ROM substrate;

forming a ROM mask;

96 performing ROM code implant, using said ROM mask;

99 forming an ILD layer over said substrate;

forming a contact hole in said ILD layer; and

102 forming metal in said contact hole to and continuing to complete the said flash ROM product.

105

5. The method of claim 4, wherein said well regions are N-type and P-type.

3

6. The method of claim 4, wherein said forming said floating gate oxide layer is accomplished by thermal
3 oxidation at a temperature between about 800 to 1000 °C.

7. The method of claim 4, wherein said gate oxide layer has a thickness between about 80 to 120 Å.

3

8. The method of claim 4, wherein said depositing a first polysilicon layer is accomplished by LPCVD method employing silane SiH_4 as a silicon source material at a temperature range between about 550 to 650 °C.

3

9. The method of claim 4, wherein said first polysilicon layer has a thickness between about 1000 to 2000 Å.

3

10. The method of claim 4, wherein said nitride layer has a thickness between about 800 to 2000 Å.

3

11. The method of claim 4, wherein said oxidizing said portions of said polysilicon layer to form said poly-oxide caps is accomplished by wet oxidation at a temperature between about 800 to 1000 °C.

3

12. The method of claim 4, wherein said forming a first interpoly oxide layer is accomplished at a temperature between about 700 to 1000 °C.

3

13. The method of claim 4, wherein said first interpoly oxide is ONO and has a thickness between about 150 to 300 Å.

14. The method of claim 4, wherein said forming a second interpoly oxide layer is accomplished by thermal growth at a temperature between about 800 to 1000 °C.

15. The method of claim 4, wherein said second interpoly oxide is ONO having a thickness between about 30 to 150 Å.

16. The method of claim 4, wherein said forming said second polysilicon layer is accomplished by LPCVD method employing silane SiH_4 as a silicon source material at a temperature range between about 550 to 650 °C.

17. The method of claim 4, wherein said second polysilicon layer is silicided to include WSi_x , TiSi_x , or Si_x to form a polycide layer.

18. The method of claim 17, wherein said polycide layer has a thickness between about 2000 to 3000 Å.

19. The method of claim 4, wherein said ONO spacers have a thickness between about 800 to 2000 Å.

3

20. The method of claim 4, wherein said performing said source/drain implant is accomplished with ions As/P or B/BF₂ at a dosage between about 1×10^{15} to 5×10^{15} atoms/cm² and at an energy between about 20 to 50 KEV.

21. The method of claim 4, wherein said performing said ROM code implant is accomplished with boron (B) ions at a dosage between about 1×10^6 to 3×10^6 atoms/cm² and at an energy between about 100 to 200 KEV.

22. The method of claim 4, wherein said ILD layer has a thickness between about 7000 to 14000 Å.

3

23. The method of claim 4, wherein said metal is Al or Cu having a thickness between about 4000 to 6000 Å.

3

24. The method of claim 4, wherein said performing said programming simulation for a ROM product is accomplished by using threshold voltage implant method.

25. The method of claim 4, wherein said ROM gate oxide has a thickness between about 30 to 150 Å.

3

26. The method of claim 4, wherein said gate polysilicon layer is silicided to have a total thickness between about 2000 to 3000 Å.

3

27. The method of claim 4, wherein said performing said LDD implant is accomplished as in the embedded flash/EEPROM process.

3

28. The method of claim 4, wherein said oxide/SiN spacers have a thickness between about 800 to 2000 Å.

3

29. The method of claim 4, wherein said performing said ROM code implant is accomplished with ions boron at a dosage between about 1×10^6 to 3×10^6 atoms/cm² and at an energy between about 100 to 200 KEV.

3

30. The method of claim 4, wherein said forming said contact hole is accomplished by etching said ILD with a recipe comprising CF₄.

3

2025-10-20 10:20:20

3

3

6

9

12

19

33. The method of Claim 32, wherein said first manufacturing process comprises:

3

providing an embedded flash/EEPROM prototype substrate having different well regions;

6

defining a cell region and a periphery region further comprising a low-voltage LV-region, and a high-voltage HV-region in said substrate;

9

forming a gate oxide layer on said substrate including over said cell region and said periphery region;

12

depositing a first polysilicon layer over said gate oxide layer on said substrate;

15

forming a nitride layer over said first polysilicon layer;

18

patterning said nitride layer to form openings to expose portions of said polysilicon layer;

21

oxidizing said portions of said first polysilicon layer to form poly-oxide as caps over said polysilicon layer;

24

removing said nitride layer to expose other portions of
said first polysilicon layer not protected by said caps;

27

removing said other portions of said first polysilicon
layer by using said poly-oxide as a hard-mask to form
30 floating gate underlying said cap;

forming a first thick interpoly oxide over said substrate,
33 including over said cell region and over said periphery
region;

36

removing said first thick interpoly oxide (IPO) over said
periphery LV-region using one photo-mask;

39

forming a second interpoly low-voltage LV-oxide over said
cell region and over said periphery region;

42

forming a second polysilicon layer over said LV-oxide and
said thick interpoly oxide over said substrate, including
said cell region and said periphery region;

45

patterning said second polysilicon layer to form a control
gate over said cell region and a poly gate over said
48 periphery region;

performing a lightly doped drain (LDD) implant over said
51 substrate;

forming oxide/SiN spacers along every exposed polysilicon
54 edge, including sides of said floating gate, control gate
and gate poly;

57 performing source/drain implant;

forming an interlevel dielectric layer (ILD) over said
60 substrate;

planarizing said ILD layer using either etch-back or CMP
63 methods;

forming a contact hole in said ILD layer; and
66

forming metal in said contact hole and continuing to finish
said embedded flash/EEPROM memory prototype.
69

34. The method of Claim 32, wherein said second
manufacturing process comprises:

TSMC00-084

providing a ROM product substrate having a cell region and
a periphery region;

6

forming a ROM gate oxide, comprising LV-gate oxide, over
said ROM product substrate, including said cell region and

9 said periphery region;

forming a gate polysilicon layer over said ROM gate oxide
12 layer;

15 patterning said gate polysilicon layer to form a
polysilicon gate;

performing an LDD implant over said ROM substrate;

18

forming oxide/SiN spacers along sides of said polysilicon
gate;

21

performing source/drain implant over said ROM substrate;

24 forming a ROM mask;

performing ROM code implant, using said ROM mask;

27

forming an ILD layer over said substrate;

30 forming a contact hole in said ILD layer; and

forming metal in said contact hole to and continuing to
33 complete the said flash ROM product.

35. The method of claim 32, wherein said second
manufacturing process differs from said first manufacturing
3 process in the following way: a high voltage, thick oxide
process and a first polysilicon process are not needed
since said embedded ROM product does not require a floating
6 gate.

36. The method of claim 32, further comprising the steps
of: assisting the customer in said minimal re-design by
3 turning off a high voltage transistor of said embedded
Flash or embedded EEPROM product, and disabling program and
erase of said embedded Flash or embedded EEPROM product,
6 through a logic operation at mask level.

37. A method of providing ROM products to a customer,
comprising:

3

manufacturing an embedded Flash or embedded EEPROM product
by a first manufacturing process, for said customer's
6 prototyping activities;

manufacturing an embedded ROM product by a second
9 manufacturing process that is similar to said first
manufacturing process, whereby said customer has to do
minimal re-design in converting a design of said embedded
12 Flash or embedded EEPROM product to a design of said
embedded ROM product.

38. The method of Claim 37, wherein said first
manufacturing process comprises:

3

providing an embedded flash/EEPROM prototype substrate
having different well regions;

6

defining a cell region and a periphery region further
comprising a low-voltage LV-region, and a high-voltage HV-
9 region in said substrate;

forming a gate oxide layer on said substrate including over
12 said cell region and said periphery region;

10082021.022102

depositing a first polysilicon layer over said gate oxide
15 layer on said substrate;

forming a nitride layer over said first polysilicon layer;

18 patterning said nitride layer to form openings to expose
portions of said polysilicon layer;

21 oxidizing said portions of said first polysilicon layer to
form poly-oxide as caps over said polysilicon layer;

24 removing said nitride layer to expose other portions of
said first polysilicon layer not protected by said caps;

27 removing said other portions of said first polysilicon
layer by using said poly-oxide as a hard-mask to form
30 floating gate underlying said cap;

forming a first thick interpoly oxide over said substrate,
33 including over said cell region and over said periphery
region;

36 removing said first thick interpoly oxide (IPO) over said
periphery LV-region using one photo-mask;

39 forming a second interpoly low-voltage LV-oxide over said
cell region and over said periphery region;

42 forming a second polysilicon layer over said LV-oxide and
said thick interpoly oxide over said substrate, including
said cell region and said periphery region;

45
patterning said second polysilicon layer to form a control
gate over said cell region and a poly gate over said
48 periphery region;

performing a lightly doped drain (LDD) implant over said
51 substrate;

forming oxide/SiN spacers along every exposed polysilicon
54 edge, including sides of said floating gate, control gate
and gate poly;

57 performing source/drain implant;

TSMC00-084

forming an interlevel dielectric layer (ILD) over said
60 substrate;

planarizing said ILD layer using either etch-back or CMP
63 methods;

forming a contact hole in said ILD layer; and

66 forming metal in said contact hole and continuing to finish
said embedded flash/EEPROM memory prototype.

69 **39.** The method of Claim 37, wherein said second
manufacturing process comprises:

3 providing a ROM product substrate having a cell region and
a periphery region;

6 forming a ROM gate oxide, comprising LV-gate oxide, over
said ROM product substrate, including said cell region and
9 said periphery region;

forming a gate polysilicon layer over said ROM gate oxide
12 layer;

TSMC00-084

patterning said gate polysilicon layer to form a
15 polysilicon gate;

performing an LDD implant over said ROM substrate;

18 forming oxide/SiN spacers along sides of said polysilicon
gate;

21 performing source/drain implant over said ROM substrate;

24 forming a ROM mask;

performing ROM code implant, using said ROM mask;

27 forming an ILD layer over said substrate;

30 forming a contact hole in said ILD layer; and

forming metal in said contact hole to and continuing to
33 complete the said flash ROM product.

40. The method of claim 37, wherein said second
manufacturing process differs from said first manufacturing
3 process in the following way: a high voltage, thick oxide

process and a first polysilicon process are not needed since said embedded ROM product does not require a floating gate.

41. The method of claim 32, further comprising the steps of: assisting the customer in said minimal re-design by turning off a high voltage transistor of said embedded Flash or embedded EEPROM product, and disabling program and erase of said embedded Flash or embedded EEPROM product, through a logic operation at mask level.

42. A method of providing ROM products to a customer, comprising:

manufacturing an embedded Flash or embedded EEPROM product by a first manufacturing process, for said customer's prototyping activities; manufacturing an embedded ROM product by a second manufacturing process that is similar to said first manufacturing process;, whereby said customer has to do minimal re-design in converting a design of said embedded Flash or embedded EEPROM product to a design of said embedded ROM product;

whereby said customer can use said embedded Flash or
15 embedded EEPROM product for prototyping to develop a
software program, until a final level of said software
program is established; and

18 coding said embedded ROM product with said final level of
said software program

21
43. A method of providing ROM products to a customer,
comprising:

3 manufacturing an embedded Flash or embedded EEPROM product
by a first manufacturing process, for said customer's
6 prototyping activities, wherein said first manufacturing
process comprises:

9 providing an embedded flash/EEPROM prototype substrate
having different well regions;

12 defining a cell region and a periphery region further
comprising a low-voltage LV-region, and a high-voltage HV-
region in said substrate;

202501-022800T

15

forming a gate oxide layer on said substrate including over said cell region and said periphery region;

18

depositing a first polysilicon layer over said gate oxide layer on said substrate;

21

forming a nitride layer over said first polysilicon layer;

24

patterning said nitride layer to form openings to expose portions of said polysilicon layer;

27

oxidizing said portions of said first polysilicon layer to form poly-oxide as caps over said polysilicon layer;

30

removing said nitride layer to expose other portions of said first polysilicon layer not protected by said caps;

33

removing said other portions of said first polysilicon layer by using said poly-oxide as a hard-mask to form floating gate underlying said cap;

36

forming a first thick interpoly oxide over said substrate,

2025-03-20 10:20:00

including over said cell region and over said periphery
39 region;

removing said first thick interpoly oxide (IPO) over said
42 periphery LV-region using one photo-mask;

forming a second interpoly low-voltage LV-oxide over said
45 cell region and over said periphery region;

forming a second polysilicon layer over said LV-oxide and
48 said thick interpoly oxide over said substrate, including
said cell region and said periphery region;

51 patterning said second polysilicon layer to form a control
gate over said cell region and a poly gate over said
periphery region;

54 performing a lightly doped drain (LDD) implant over said
substrate;

57 forming oxide/SiN spacers along every exposed polysilicon
edge, including sides of said floating gate, control gate
60 and gate poly;

